

Lecture 7


Array Subsystems

Prof Peter YK Cheung



Department of Electrical & Electronic Engineering

URL: www.ee.ic.ac.uk/pcheung/teaching/EE4-VLSI/
E-mail: p.cheung@imperial.ac.uk

Categories of Memory Arrays





Memory Array Architecture





W&H p499-500




Read operation for SRAM cell



Column Read Operation





Write Operation





W&H p501

6T SRAM cell Layout (stick diagram)




W&H p504

SRAM Scaling




W&H p505



Lecture 7 Slide 9


Sense Amplifier

Differential Sense Amplifier



(a)


Clocked Sense Amplifier




(b)

W&H p511

Differential Noise Reduction






Bitlines equalization



Bitlines twisting

W&H p513




Multiport SRAM



W&H p514-515

DRAM cell

Trench capacitor




V_{DD}/2 precharge

$$\Delta V = \frac{V_{DD}}{2} \frac{C_{cell}}{C_{cell} + C_{bit}}$$


Charge sharing

W&H p522-523

DRAM array



Open bitline




Folded bitline

- Neighbouring bitline provide reference.
- Reduce noise sensitivity


W&H p524

Folded Bitline Layout




W&H p525

Pseudo nMOS ROM Circuit




4-word by 6-bit ROM

word0:	010101
word1:	011001
word2:	100101
word3:	101010




W&H p527

Flash Memory Cell




0 V	20 V	20 V	20 V	10 V
20 V	20 V	0 V	8 V	?
		0 V	0 V	0 V
Erase	Inhibit Erase	Program 0	Do Not Program	Inhibit Program

Flash Memory Array




Each cell can store multibit value!




W&H p531

Shift Registers




(a)

8-bit 4-stage SR



(b)

SR implemented with SRAM and counters






(c)

SR as tapped delay for DSP


W&H p534

Delay Line and FIFO





W&H p534

Content Addressable Memory (CAM)



CAM Circuit (1)



CAM Circuit (2)

